

Sub  
A1

1. A branch history information write control device in an instruction execution processing apparatus comprising:

a branch prediction unit performing a branch prediction of a branch instruction; and

a control unit controlling in such a way that writing of branch history information in the branch prediction unit and control over the memory unit may not occur simultaneously.

2. The device according to claim 1, wherein said control unit writes the branch history information in said branch prediction unit in a timing such that said memory unit cannot accept an instruction fetch request.

3. The device according to claim 1, wherein said control unit writes the branch history information in said branch prediction unit in a timing for making an instruction pre-fetch request.

4. The device according to claim 1, wherein when

Cont  
41

5 writing in said branch prediction unit the branch history information about a branch instruction which has failed in a branch prediction, said control unit writes the branch history information in said branch prediction unit after several clock cycles (several states).

10 5. The device according to claim 1, wherein when writing in said branch prediction unit the branch history information about a branch instruction which has failed in a branch prediction, said control unit writes the branch history information in said branch prediction unit after a re-instruction fetch request by the branch instruction is executed and several  
15 clock cycles (several states) after the re-instruction fetch request is executed.

20 6. The device according to claim 1, wherein if the instruction execution processing apparatus is provided with a temporary instruction buffer unit temporarily storing an instruction string outputted from said memory unit,

25 said control unit writes the branch history information of the branch instruction in said branch prediction unit several clock cycles (several states)

after there is a write request of a branch instruction if the temporary instruction buffer unit is empty and there is no instruction fetch request.

5 7. The device according to claim 1, wherein if the instruction execution processing apparatus is provided with a temporary instruction buffer unit temporarily storing an instruction string outputted from said memory unit,

10 said control unit does not promptly write a branch history of a branch instruction to be requested to be written in said branch prediction unit, waits for a next instruction fetch request and writes the branch history information of the branch instruction  
15 several clock cycles (several states) after the instruction fetch request is executed if the temporary instruction buffer unit is empty and there is not even one instruction fetch request.

20 8. The device according to any one of claims 4 through 7, wherein said control unit uses a counter to count the several clock cycles (several states).

25 9. The device according to claim 1, wherein when writing the branch history information of the branch

09532275-032100

Cont  
A1

5

10

15

20

25

13. The device according to claim 10, wherein if said

Cont  
A1

51

write reservation station unit is full and there is a request for registering in the write reservation station unit, said control unit writes in said branch prediction unit at least one group of branch history information, writing of which in the write reservation station unit is held and the branch history information of which has been requested to be registered.

10 14. The device according to claim 10, wherein if said branch prediction unit is configured to simultaneously write a plurality of entries and said write reservation station unit stores a plurality of valid information, writing of which is held, said control unit simultaneously writes the plurality of information in a timing such that writing in said branch prediction unit is possible.

20 15. The device according to claim 1 or 10, wherein if an instruction is conditionally encoded or branched by an execution completion of an execution instruction, etc., which exits before a branch instruction, there is another branch instruction before the branch instruction when a branch destination address is confirmed, and even if the

25

5

10

15

✓

20

25

Cont  
A1

18. The device according to claim 10, wherein said control unit writes the branch history information, writing of which in the write reservation station unit is held when an execution of an instruction is completed.

19. The device according to claim 10, wherein said control unit writes branch history information of a corresponding entry in said branch prediction unit or said write reservation station unit when an execution of an instruction is completed.

20. The device according to claim 10, wherein if the instruction execution processing apparatus is provided with a unit controlling an execution completion of an instruction in its instruction control unit,

said control unit stores an ID assigned for each instruction, which is stored in the execution completion management unit, in an entry of the write reservation station unit.

21. The device according to claim 10, wherein if it is confirmed that a branch instruction corresponding to a valid entry of the write reservation station unit is neither executed nor completed due to an occurrence

00533275-032100

of interruption, etc., the entry corresponding to the write reservation station unit is nullified.

Cont  
A1

22. The device according to claim 1, further comprising:

a bypass unit making branch history information, writing of which in said branch prediction unit is held, a research target of a branch prediction.

23. The device according to claim 10, further comprising:

a bypass unit making branch history information of a branch instruction which is being executed in its branch execution unit including the write reservation station unit, a research target of a branch prediction.

24. The device according to claim 23, wherein said bypass unit makes the branch history information a search target of a branch prediction when a conditional code for the branch instruction is confirmed if it is confirmed that the branch instruction is not branched and when a branch destination address is confirmed if it is confirmed that the branch instruction is branched.

00532275-032100



25. The device according to claim 1, wherein a dual-port RAM in which writing and reading can be simultaneously executed independently is used for said branch prediction unit to hold an entry.

5

26. An instruction control method in an apparatus provided with both a memory storing an instruction string, etc., and a branch prediction unit performing a branch prediction of a branch instruction, comprising:

10

controlling in such a way that writing of branch history information in said branch prediction unit and control over the memory do not occur simultaneously.

15

27. The method according to claim 26, wherein the branch history information is written in said branch prediction unit in a timing such that said memory cannot accept an instruction fetch request.

20

28. The method according to claim 26, wherein the branch history information is written in said branch prediction unit in a timing of requesting a pre-fetch of an instruction.

25

29. The method according to claim 26, wherein if the

09532275-03100

Copy  
21

Cont  
A1

branch history information of a branch instruction which has failed in a branch prediction is written in said branch prediction unit, the branch history information is written in said branch prediction unit after several clock cycles (several states).

30. The method according to claim 26, wherein if the branch history information of a branch instruction which has failed in a branch prediction is written in said branch prediction unit, the branch history information is written in said branch prediction unit after a re-instruction fetch request by the branch instruction is executed and several clock cycles (several states) after the re-instruction fetch request is executed.

31. The method according to claim 26, further comprising:

temporary instruction buffer step temporarily storing an instruction string, etc., outputted by said memory,

wherein if there is no instruction string to be stored in the temporary instruction buffer step and there is no instruction fetch request, the branch history information of a branch instruction to be requested

00532275-032100

[illegible]

10 wherein if there is no instruction string to be stored  
in the temporary instruction buffer step and there is  
no instruction fetch request, the branch history  
information of a branch instruction to be requested  
to be written is not promptly written in said branch  
15 prediction unit, waits for a next instruction fetch  
request and is written several clock cycles (several  
states) after the instruction fetch request is  
executed.

20 33. The method according to claim 26, wherein when the  
branch history information of a branch instruction  
which has failed in a branch prediction is written in  
said branch prediction unit, the branch history  
information is written after its instruction decoding  
25 unit or said temporary instruction buffer receives a

00532275.032100

Cont  
A1

fetch instruction string corresponding to a re-instruction fetch requested by the branch instruction.

34. The method according to claim 26, further comprising:

write reservation station step temporarily storing the branch history information to be written.

35. The method according to claim 34, wherein only the branch history information concerning a branch instruction which must be written in said branch prediction unit is registered in said write reservation station step.

36. The method according to claim 35, wherein the branch history information is a new entry registration, an entry content change or an entry erasure.

37. The method according to claim 34, wherein if a storage capacity in the write reservation station step is full and further there is a register request on a branch instruction, branch history information of which must be written in the write reservation station step, at least one group of a branch history

5

10

15

# CHILDREN

5

10

15

20

25

**COPIES**

Cont  
A1

[illegible]

10

15

20

25

47. The method according to claim 34, wherein branch history information of a branch instruction which is being executed in said write reservation station step, is a search target of a branch prediction.

5

48. The method according to claim 47, wherein the branch history information is a search target of a branch prediction when a conditional code for the branch instruction is confirmed if it is confirmed that the branch instruction is not branched, and when a branch destination address is confirmed if it is confirmed that the branch instruction is branched.

10

*Cont  
A1*

00532275 032100